Linux cpanel.rrshost.in 5.15.0-25-generic #25-Ubuntu SMP Wed Mar 30 15:54:22 UTC 2022 x86_64
Apache
: 109.123.238.221 | : 172.69.130.108
128 Domain
8.2.28
aev999
Terminal
AUTO ROOT
Adminer
Backdoor Destroyer
Linux Exploit
Lock Shell
Lock File
Create User
CREATE RDP
PHP Mailer
BACKCONNECT
HASH IDENTIFIER
README
+ Create Folder
+ Create File
/
usr /
src /
linux-headers-5.15.0-25 /
include /
video /
[ HOME SHELL ]
Name
Size
Permission
Action
atmel_lcdc.h
6.15
KB
-rw-r--r--
aty128.h
13.27
KB
-rw-r--r--
broadsheetfb.h
2.12
KB
-rw-r--r--
cirrus.h
5.67
KB
-rw-r--r--
cvisionppc.h
1.54
KB
-rw-r--r--
da8xx-fb.h
1.96
KB
-rw-r--r--
display_timing.h
3.11
KB
-rw-r--r--
edid.h
228
B
-rw-r--r--
gbe.h
10.44
KB
-rw-r--r--
hecubafb.h
1.5
KB
-rw-r--r--
ili9320.h
5.66
KB
-rw-r--r--
imx-ipu-image-convert.h
6.53
KB
-rw-r--r--
imx-ipu-v3.h
16.38
KB
-rw-r--r--
kyro.h
2.36
KB
-rw-r--r--
mach64.h
46.93
KB
-rw-r--r--
maxinefb.h
1.24
KB
-rw-r--r--
metronomefb.h
1.48
KB
-rw-r--r--
mipi_display.h
4.96
KB
-rw-r--r--
mmp_disp.h
7.02
KB
-rw-r--r--
neomagic.h
4.9
KB
-rw-r--r--
newport.h
18.68
KB
-rw-r--r--
of_display_timing.h
788
B
-rw-r--r--
of_videomode.h
367
B
-rw-r--r--
omap-panel-data.h
1.66
KB
-rw-r--r--
omapfb_dss.h
23.91
KB
-rw-r--r--
omapvrfb.h
1.79
KB
-rw-r--r--
permedia2.h
8.96
KB
-rw-r--r--
platform_lcd.h
440
B
-rw-r--r--
pm3fb.h
45.31
KB
-rw-r--r--
pmag-ba-fb.h
1.02
KB
-rw-r--r--
pmagb-b-fb.h
2.34
KB
-rw-r--r--
pxa168fb.h
2.53
KB
-rw-r--r--
radeon.h
109.21
KB
-rw-r--r--
s1d13xxxfb.h
9.95
KB
-rw-r--r--
sa1100fb.h
1.26
KB
-rw-r--r--
samsung_fimd.h
17.02
KB
-rw-r--r--
sh_mobile_lcdc.h
5.99
KB
-rw-r--r--
sisfb.h
606
B
-rw-r--r--
sstfb.h
11.07
KB
-rw-r--r--
tdfx.h
5.32
KB
-rw-r--r--
tgafb.h
6.94
KB
-rw-r--r--
trident.h
3.23
KB
-rw-r--r--
udlfb.h
2.91
KB
-rw-r--r--
uvesafb.h
2.85
KB
-rw-r--r--
vga.h
13.72
KB
-rw-r--r--
videomode.h
1.35
KB
-rw-r--r--
w100fb.h
3.57
KB
-rw-r--r--
Delete
Unzip
Zip
${this.title}
Close
Code Editor : atmel_lcdc.h
/* SPDX-License-Identifier: GPL-2.0-or-later */ /* * Header file for AT91/AT32 LCD Controller * * Data structure and register user interface * * Copyright (C) 2007 Atmel Corporation */ #ifndef __ATMEL_LCDC_H__ #define __ATMEL_LCDC_H__ #include <linux/workqueue.h> /* Way LCD wires are connected to the chip: * Some Atmel chips use BGR color mode (instead of standard RGB) * A swapped wiring onboard can bring to RGB mode. */ #define ATMEL_LCDC_WIRING_BGR 0 #define ATMEL_LCDC_WIRING_RGB 1 /* LCD Controller info data structure, stored in device platform_data */ struct atmel_lcdfb_pdata { unsigned int guard_time; bool lcdcon_is_backlight; bool lcdcon_pol_negative; u8 default_bpp; u8 lcd_wiring_mode; unsigned int default_lcdcon2; unsigned int default_dmacon; void (*atmel_lcdfb_power_control)(struct atmel_lcdfb_pdata *pdata, int on); struct fb_monspecs *default_monspecs; struct list_head pwr_gpios; }; #define ATMEL_LCDC_DMABADDR1 0x00 #define ATMEL_LCDC_DMABADDR2 0x04 #define ATMEL_LCDC_DMAFRMPT1 0x08 #define ATMEL_LCDC_DMAFRMPT2 0x0c #define ATMEL_LCDC_DMAFRMADD1 0x10 #define ATMEL_LCDC_DMAFRMADD2 0x14 #define ATMEL_LCDC_DMAFRMCFG 0x18 #define ATMEL_LCDC_FRSIZE (0x7fffff << 0) #define ATMEL_LCDC_BLENGTH_OFFSET 24 #define ATMEL_LCDC_BLENGTH (0x7f << ATMEL_LCDC_BLENGTH_OFFSET) #define ATMEL_LCDC_DMACON 0x1c #define ATMEL_LCDC_DMAEN (0x1 << 0) #define ATMEL_LCDC_DMARST (0x1 << 1) #define ATMEL_LCDC_DMABUSY (0x1 << 2) #define ATMEL_LCDC_DMAUPDT (0x1 << 3) #define ATMEL_LCDC_DMA2DEN (0x1 << 4) #define ATMEL_LCDC_DMA2DCFG 0x20 #define ATMEL_LCDC_ADDRINC_OFFSET 0 #define ATMEL_LCDC_ADDRINC (0xffff) #define ATMEL_LCDC_PIXELOFF_OFFSET 24 #define ATMEL_LCDC_PIXELOFF (0x1f << 24) #define ATMEL_LCDC_LCDCON1 0x0800 #define ATMEL_LCDC_BYPASS (1 << 0) #define ATMEL_LCDC_CLKVAL_OFFSET 12 #define ATMEL_LCDC_CLKVAL (0x1ff << ATMEL_LCDC_CLKVAL_OFFSET) #define ATMEL_LCDC_LINCNT (0x7ff << 21) #define ATMEL_LCDC_LCDCON2 0x0804 #define ATMEL_LCDC_DISTYPE (3 << 0) #define ATMEL_LCDC_DISTYPE_STNMONO (0 << 0) #define ATMEL_LCDC_DISTYPE_STNCOLOR (1 << 0) #define ATMEL_LCDC_DISTYPE_TFT (2 << 0) #define ATMEL_LCDC_SCANMOD (1 << 2) #define ATMEL_LCDC_SCANMOD_SINGLE (0 << 2) #define ATMEL_LCDC_SCANMOD_DUAL (1 << 2) #define ATMEL_LCDC_IFWIDTH (3 << 3) #define ATMEL_LCDC_IFWIDTH_4 (0 << 3) #define ATMEL_LCDC_IFWIDTH_8 (1 << 3) #define ATMEL_LCDC_IFWIDTH_16 (2 << 3) #define ATMEL_LCDC_PIXELSIZE (7 << 5) #define ATMEL_LCDC_PIXELSIZE_1 (0 << 5) #define ATMEL_LCDC_PIXELSIZE_2 (1 << 5) #define ATMEL_LCDC_PIXELSIZE_4 (2 << 5) #define ATMEL_LCDC_PIXELSIZE_8 (3 << 5) #define ATMEL_LCDC_PIXELSIZE_16 (4 << 5) #define ATMEL_LCDC_PIXELSIZE_24 (5 << 5) #define ATMEL_LCDC_PIXELSIZE_32 (6 << 5) #define ATMEL_LCDC_INVVD (1 << 8) #define ATMEL_LCDC_INVVD_NORMAL (0 << 8) #define ATMEL_LCDC_INVVD_INVERTED (1 << 8) #define ATMEL_LCDC_INVFRAME (1 << 9 ) #define ATMEL_LCDC_INVFRAME_NORMAL (0 << 9) #define ATMEL_LCDC_INVFRAME_INVERTED (1 << 9) #define ATMEL_LCDC_INVLINE (1 << 10) #define ATMEL_LCDC_INVLINE_NORMAL (0 << 10) #define ATMEL_LCDC_INVLINE_INVERTED (1 << 10) #define ATMEL_LCDC_INVCLK (1 << 11) #define ATMEL_LCDC_INVCLK_NORMAL (0 << 11) #define ATMEL_LCDC_INVCLK_INVERTED (1 << 11) #define ATMEL_LCDC_INVDVAL (1 << 12) #define ATMEL_LCDC_INVDVAL_NORMAL (0 << 12) #define ATMEL_LCDC_INVDVAL_INVERTED (1 << 12) #define ATMEL_LCDC_CLKMOD (1 << 15) #define ATMEL_LCDC_CLKMOD_ACTIVEDISPLAY (0 << 15) #define ATMEL_LCDC_CLKMOD_ALWAYSACTIVE (1 << 15) #define ATMEL_LCDC_MEMOR (1 << 31) #define ATMEL_LCDC_MEMOR_BIG (0 << 31) #define ATMEL_LCDC_MEMOR_LITTLE (1 << 31) #define ATMEL_LCDC_TIM1 0x0808 #define ATMEL_LCDC_VFP (0xffU << 0) #define ATMEL_LCDC_VBP_OFFSET 8 #define ATMEL_LCDC_VBP (0xffU << ATMEL_LCDC_VBP_OFFSET) #define ATMEL_LCDC_VPW_OFFSET 16 #define ATMEL_LCDC_VPW (0x3fU << ATMEL_LCDC_VPW_OFFSET) #define ATMEL_LCDC_VHDLY_OFFSET 24 #define ATMEL_LCDC_VHDLY (0xfU << ATMEL_LCDC_VHDLY_OFFSET) #define ATMEL_LCDC_TIM2 0x080c #define ATMEL_LCDC_HBP (0xffU << 0) #define ATMEL_LCDC_HPW_OFFSET 8 #define ATMEL_LCDC_HPW (0x3fU << ATMEL_LCDC_HPW_OFFSET) #define ATMEL_LCDC_HFP_OFFSET 21 #define ATMEL_LCDC_HFP (0x7ffU << ATMEL_LCDC_HFP_OFFSET) #define ATMEL_LCDC_LCDFRMCFG 0x0810 #define ATMEL_LCDC_LINEVAL (0x7ff << 0) #define ATMEL_LCDC_HOZVAL_OFFSET 21 #define ATMEL_LCDC_HOZVAL (0x7ff << ATMEL_LCDC_HOZVAL_OFFSET) #define ATMEL_LCDC_FIFO 0x0814 #define ATMEL_LCDC_FIFOTH (0xffff) #define ATMEL_LCDC_MVAL 0x0818 #define ATMEL_LCDC_DP1_2 0x081c #define ATMEL_LCDC_DP4_7 0x0820 #define ATMEL_LCDC_DP3_5 0x0824 #define ATMEL_LCDC_DP2_3 0x0828 #define ATMEL_LCDC_DP5_7 0x082c #define ATMEL_LCDC_DP3_4 0x0830 #define ATMEL_LCDC_DP4_5 0x0834 #define ATMEL_LCDC_DP6_7 0x0838 #define ATMEL_LCDC_DP1_2_VAL (0xff) #define ATMEL_LCDC_DP4_7_VAL (0xfffffff) #define ATMEL_LCDC_DP3_5_VAL (0xfffff) #define ATMEL_LCDC_DP2_3_VAL (0xfff) #define ATMEL_LCDC_DP5_7_VAL (0xfffffff) #define ATMEL_LCDC_DP3_4_VAL (0xffff) #define ATMEL_LCDC_DP4_5_VAL (0xfffff) #define ATMEL_LCDC_DP6_7_VAL (0xfffffff) #define ATMEL_LCDC_PWRCON 0x083c #define ATMEL_LCDC_PWR (1 << 0) #define ATMEL_LCDC_GUARDT_OFFSET 1 #define ATMEL_LCDC_GUARDT (0x7f << ATMEL_LCDC_GUARDT_OFFSET) #define ATMEL_LCDC_BUSY (1 << 31) #define ATMEL_LCDC_CONTRAST_CTR 0x0840 #define ATMEL_LCDC_PS (3 << 0) #define ATMEL_LCDC_PS_DIV1 (0 << 0) #define ATMEL_LCDC_PS_DIV2 (1 << 0) #define ATMEL_LCDC_PS_DIV4 (2 << 0) #define ATMEL_LCDC_PS_DIV8 (3 << 0) #define ATMEL_LCDC_POL (1 << 2) #define ATMEL_LCDC_POL_NEGATIVE (0 << 2) #define ATMEL_LCDC_POL_POSITIVE (1 << 2) #define ATMEL_LCDC_ENA (1 << 3) #define ATMEL_LCDC_ENA_PWMDISABLE (0 << 3) #define ATMEL_LCDC_ENA_PWMENABLE (1 << 3) #define ATMEL_LCDC_CONTRAST_VAL 0x0844 #define ATMEL_LCDC_CVAL (0xff) #define ATMEL_LCDC_IER 0x0848 #define ATMEL_LCDC_IDR 0x084c #define ATMEL_LCDC_IMR 0x0850 #define ATMEL_LCDC_ISR 0x0854 #define ATMEL_LCDC_ICR 0x0858 #define ATMEL_LCDC_LNI (1 << 0) #define ATMEL_LCDC_LSTLNI (1 << 1) #define ATMEL_LCDC_EOFI (1 << 2) #define ATMEL_LCDC_UFLWI (1 << 4) #define ATMEL_LCDC_OWRI (1 << 5) #define ATMEL_LCDC_MERI (1 << 6) #define ATMEL_LCDC_LUT(n) (0x0c00 + ((n)*4)) #endif /* __ATMEL_LCDC_H__ */
Close
